Abstract: This paper presents a new latency reduction method for successive-cancellation (SC) decoding of polar codes that performs a frozen-bit checking on the rate-other (R-other) nodes of the Fast Simplified SC (Fast-SSC) pruning tree. The proposed method integrates the Fast-SSC algorithm and the Improved SSC method (frozen-bit checking of the R-other nodes). We apply a recognition-based method to search for as many constituent codes as possible in the decoding tree offline. During decoding, the current node can be decoded directly, if it is a special constituent code; otherwise, the frozen-bit check is executed. If the frozen-bit check condition is satisfied, the operation of the R-other node is the same as that of the rate-one node. In this paper, we prove that the frame error rate (FER) performance of the proposed algorithm is consistent with that of the original SC algorithm. Simulation results show that the proportion of R-other nodes that satisfy the frozen-bit check condition increases with the signal-to-noise-ratio (SNR). Importantly, our proposed method yields a significant reduction in latency compared to those given by existing latency reduction methods. The proposed method solves the problem of high latency for the Improved-SSC method at a high code rate and low SNR, simultaneously.
Introduction
Polar codes [1] have been proven to achieve the symmetric capacity of memoryless channels with a successive-cancellation (SC) decoder. They have low implementation complexity and a very low error-floor [2] . However, the SC decoding speed is limited by the serial process, resulting in a high decoding latency. To decode a length-N polar code, the basic SC decoder should require 2(N − 1) clock cycles [3] . In [4] , a simplified SC (SSC) decoder is reported, for which the latency is reduced by classifying three types of constituent code nodes in the decoding tree. These are rate-zero (R-0), rate-one (R-1), and rate-other (R-other) nodes, the leaves of which are all frozen bits, all information bits, and partially frozen and information bits, respectively. The local decoder of an R-1 node uses threshold detection. Further, an R-0 node is a zero vector at any time. An R-other node retains the SC decoding rules and contributes the most latency. Two methods to improve the parallelism of the R-other node have been developed: the recognition-based method [5] [6] [7] [8] and the check-based method [9] [10] [11] .
The recognition-based method recognizes the constituent codes offline before decoding. The Fast Simplified SC (Fast-SSC) decoder has been introduced [5] to recognize the two other constituent code types (apart from R-0, R-1, and R-other); thus, the repetition (Rep) codes and single parity-check (SPC) codes can be decoded in parallel with low-complexity algorithms without traversing their corresponding sub-trees. Both the SSC decoder and Fast-SSC decoder provide significant latency reduction in comparison with that obtained from the SC decoder, while exhibiting the same performance as the SC decoder [5] . Further, some software decoders explore the implementation of the Fast-SSC algorithm [6] [7] [8] . However, the decoding latencies of the SSC and Fast-SSC decoders are constant without the influence of the channel condition.
The check-based method is designed to convert the R-other nodes to the constituent codes online, when a specific condition or check is satisfied [9] [10] [11] . To decrease the latency, resource constrained maximum-likelihood (ML) decoding on R-other nodes has been proposed [9] . To obtain the Improved Modified SC(IMSC) Decoder, the frozen-bit check (FC) has been applied to the SSC decoder [10] (Note that a similar method has been studied in [11] ). Assuming that an R-other node follows the R-1 node rule of the SSC decoder, the bit estimates of the current code and its leaf node are decoded directly. If the bit estimates of all frozen leaf nodes are zero following checking, the FC condition is satisfied. Then, the bit estimate of the R-other node obtained in the previous step is valid, and there is no need to traverse the corresponding sub-trees. Otherwise, the R-other node still follows the original SC decoding rules. With this method, latency and complexity are reduced without loss of error-correction performance [10] . Note that the percentage of R-other nodes satisfying the FC condition increases with the signal-to-noise ratio (SNR), which introduces dynamic features in the decoding process. However, the decoding latency of the high-rate IMSC decoder is extremely high in the low-SNR range.
In this study, we propose a new type of latency reduction method called the Fast-ISSC algorithm, which performs the FC on the R-other nodes of the Fast-SSC pruning tree. Before decoding, the decoding tree becomes a Fast-SSC pruning tree through the recognition-based method. During decoding, the specific constituent codes follow the specific decoding rules. The R-other nodes are converted to R-1 nodes when the FC condition is satisfied. The Fast-ISSC decoder integrates the Fast-SSC algorithm and the FC method. The relationships between the various SC decoding latency reduction methods are shown in Figure 1 .
The proposed Fast-ISSC algorithm is the first technique that integrates the stability of the recognition-based method and the dynamics of the check-based method. The main contribution of this study is as follows.
(1) This approach realizes the lowest latency compared to the existing methods without error-correction performance loss. (2) The approach is highly adaptable to different rates and different channel conditions. (3) Our method facilitates further study of latency reduction for polar decoding. Future advances in recognition-based methods and check-based methods can be integrated together to implement a faster SC decoder.
We begin this paper by reviewing the SSC and Fast-SSC decoding algorithms in Section 2. We then present our improved decoding algorithm (Fast-ISSC) and analyze its latency and decoding performance in Section 3. In Section 4, we present simulation results obtained using the proposed algorithm. Finally, conclusions are presented in Section 5. 
Background
A polar code is defined by three parameters, (N, R, A), where the code length N = 2 m , cardinality of information set A is K, and rate R = K/N. The set of the frozen bits indices are denoted by A c , and all frozen bits u A c are set to zero. For simplicity, we denote (u 1 , u 2 , ..., u N ) as u N 1 . The original SC decoding graph can be converted to a message-passing algorithm executed on a full binary tree. The SC decoding process is executed sequentially and each leaf node is activated. The SC decoding tree for an (16, 8) polar code (P (16, 8) ) is shown in Figure 2a . The R-0 and R-1 nodes are shown as white and black circles, respectively, and the R-other nodes are represented by squares. The messages passed to child nodes are log-likelihood ratios (LLRs) denoted α v , while those passed to parent nodes are bit estimates denoted β v . Messages to a left child node are calculated using the sum-product update rules [12] :
where d v is the depth of the current constituent code. Messages to a right child node are calculated using the formula
where β v l is the bit estimate from the left child. The locations of some frozen bits indices are special, and these can be utilized to reduce the decoding latency. This concept was first employed by the SSC decoder to reduce the latency. For a sub-tree rooted at node v, I v denotes the set of all leaf nodes indices. A node v is a R-1 (R-0) node if
A sub-tree corresponding to the R-0 and R-1 nodes can be cut, removing the need to traverse the sub-tree [4] . The R-other nodes still follow the original SC decoder rule. The SSC pruned tree is shown in Figure 2b , corresponding to the same code as for Figure 2a . The SSC decoder reduces the latency and number of calculations for the real value vector α v . As the gains of the latency reduction are obviously large, many studies have been conducted to improve the SSC decoder [5] [6] [7] [8] [9] [10] [11] .
The Fast-SSC decoder recognizes the other two constituent codes, namely, the Rep codes, for which only the last leaf is not a frozen bit, and the SPC codes, for which only the first leaf is a frozen bit [5] . A node v, corresponding to a constituent code of length N v , receives the soft-message vector α v to the constituent decoder; the Rep and SPC codes can provide an codeword estimate β v in parallel using low-complexity algorithms [5] . The output for a Rep code is
The output of the SPC code is
The parity of a SPC code is calculated as
where
The Fast-SSC decoder provides a significant latency reduction compared to the SC decoder. However, the decoding latency of the Fast-SSC decoder is constant without the influence of the channel condition.
Proposed Method
By taking advantage of the special positions of the frozen bits, the Rep and SPC nodes are identified from the R-other nodes of the SSC pruned tree. Because the frozen leaf bits have no particular location, there is no corresponding low-complexity decoding algorithm for the remaining R-other nodes, which causes additional latency. To further reduce the decoding latency and adapt to the different rates and different channel conditions, we propose an approach that combines the stability of the recognition-based method and the dynamics of the check-based method, as described in this section.
The proposed method is called Fast-ISSC. First, the different constituent codes are identified on the decoding tree offline. During decoding, the current node can be decoded directly if it is a special constituent code; otherwise, the FC is performed at the R-other nodes, reducing the decoding latency of those nodes. Simultaneously, the problem of high latency for the check method in the case of a high code rate and low SNR can be solved. The overall procedure of the Fast-ISSC decoder is described in Algorithms 1-4. First, the main function is summarized in Algorithm 1. The receiver calculates an LLRs vector L = (l 1 , ..., l N ) T with l i = ln(W(y i |1)/W(y i |0)), and feeds it into the Fast-ISSC decoder. Then, the node state initialization is outlined in Algorithm 2. The FC and β v procedures are summarized in Algorithms 3 and 4, respectively.
Detailed Description
Node state initialization: The constituent codes, i.e., the R-0, R-1, Rep, SPC, and R-other nodes, are identified on the decoding tree, offline. Let F = [ f 1 , f 2 , ..., f N ] T denote the frozen bit vector; if the i corresponds to a frozen bit index, f i = 1, otherwise f i = 0. The leaf node types correspond to the values of F. Apart from the leaf node level, recognition of the constituent code is based on the left and right child node types; the recognition is performed in order, from bottom to top, and left to right. Recognition using binary tree traversal alters the node flag until identifications are no longer obtained. The flag of each constituent node is set corresponding to the specialized processing at the root of the constituent codes. Algorithm 2 summarizes the initialization procedure of the node state in the decode tree. This step forms a Fast-SSC pruning tree. Figure 3a shows an example of a Fast-SSC pruned tree, which is transformed from Figure 2b . This tree has significantly fewer nodes to operate on and visit than that of the SSC decoder. The Rep and SPC nodes are indicated by green stripes and cross-hatched orange, respectively. In Figure 3a , the SPC and Rep nodes at d v = 3 are equivalent, and the code length is 2. Recognition of the Rep and SPC nodes with greater code length is based on the case in which the Rep node length is 2. Once the decoding tree structure has been established, depth-first tree traversal decoding begins.
For a code length of N = 2 m , the data structure of a binary decoding tree T is first generated. The nodes of the tree are created using a structure type in C++ programming, and its members include level, le f t, right, parent, index, length, etc. The tree includes m + 1 node levels, indexed from depth 
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Latency Analysis
The number of time steps for polar decoding is referred to as the latency. As in [3] , the calculations of β v and the hard decision h(α v ) can be performed instantaneously. For the Fast-SSC decoder discussed in [5] , special hardware modules are required for Rep and SPC code decoding. The Rep code module mainly includes the adder tree structure and sign function. This adder tree can be implemented through combinational logical. The compare and select unit is the kernel of the SPC code. The short SPC code is decoded in one time step and the long SPC code requires 2 m−d v /P + c time steps, where c ≥ 1, because some steps are necessary to correct the most unreliable bit estimate and pipelining [5] .
We can ignore the computational cost of FC in the latency analysis, for the following reasons: (1) The main FC operation is matrix multiplicationβ v G m−d v , and the generator matrix G m−d v has a special structure; thus, it can be implemented using combinational logic; (2) It is generally considered that, if binary operation is not the main component of the all operation, the computational cost can be ignored; (3) If the R-other node satisfies the FC, the obtainedβ v can be used as the bit estimate β v of the current node.
Based on the above analysis, the decoding latency calculation in this paper is consistent with [10] , for the sake of fair comparison of different low latency decoders. Here, the latency was determined under the constraint that only P processing elements(PEs) of a real value vector α v can be calculated when evaluating Equations (1) and (2), and P was assumed to be a power of 2.
(1) For an R-0 node, the time step for calculation was ignored.
(2) For an R-1, Rep, SPC, or R-other node, if its length was 2 m−d v ≤ P , the time step for calculation was one; otherwise, it was calculated as 2 m−d v /P.
Performance Analysis
The Fast-ISSS algorithm includes the parallel process for the constituent code and bit process for the leaf node, and the parallel process is similar to the multi-bit parallel process with the Symbol-Decision SC Algorithm [13] . During decoding, the constituent code length of the Fast-ISSS algorithm with parallel process is not fixed; however, the symbol length with the parallel process of the Symbol-Decision SC Algorithm is fixed.
For the convenience of analysis, two assumptions are made: (1) A length-N polar code is unevenly divided into K segments, and the length M i of each segment can be changed, where i = 0, 1, ..., K − 1, and M i is a power of 2 (i.e., M i can be 1). The bit-decision SC and Fast-ISSS algorithms are used to decode each segment. Both decoding schedules are the same from a segment to the next segment. (2) During the local decoding, the process length M i of the two algorithms is not fixed, and are changed simultaneously; further, the length M i for both algorithms is same. In terms of the FER performance, we have the following. 
Proof. The FER of a polar code with the bit-decision SC algorithm is given in [14] .
For the Fast-ISSS algorithm,
represent the probability that the first segment is erroneously decoded by the SC and M-bit Fast-ISSS algorithms,
denote the segment error probabilities of the ith segment by the SC and M-bit Fast-ISSS decoding algorithms, provided that all previous segments are correctly decoded.
We need to analyze P Fast−ISSS û
of the Fast-ISSS algorithm compared with
of the bit-decision SC decoding on the first segment in possible five cases: (a) For an R-0 node, it does not affect performance. (b) For an R-1 node, it shows that for any R-1 node v, the calculated β v of both methods has the same results, and that the decisions at leave nodes with index i ⊂ I v made by both methods also agree. These results are proved in [4] . (c) For an REP or SPC node, because the special positions of the frozen bits, the constituent code performs low complexity ML decoding in parallel based on hard decision, that is, the performance is no worse than the original SC decoding [5] . (d) If an R-other node v satisfies the FC, the output of the corresponding node v can be computed by hard decision, i.e., β v = h(α v ),û = β v G m−d v , which is consistent with the node in the same case as the SSC decoding. This theorem has been proven in [10, 11] using mathematical induction. (e) For an R-other node that does not satisfy the FC, the bit-decision SC decoding is performed at the leaf node.
If a constituent code is activated, the M i corresponds to the number of all leaf nodes of this constituent code. Due to the control of the Algorithm 2 node state initialization( ), M i ≥ 2 1 for the R-0, R-1, or REP code, and M i ≥ 2 2 for the SPC or the R-other node. When an R-other node does not satisfy the FC and its child node is not a constituent code, and the leaf node of the R-other node is activated, M i = 2 0 corresponds to the bit process. The distribution and number of constituent codes are affected by the code length and code rate of the polar code. When the polar codes are constructed with the method in [15] , the R-0 code is more likely to be the first segment, and M 0 ≥ 2 1 .
Summarizing the above five cases, we can conclude that P Fast−ISSS û
decoding is no worse than P SC û
of the bit-decision SC decoding for the first segment. Therefore, we have
For 1 ≤ i < K, the segment error probability P û
can be analyzed in a similar way as for Equation (10); we also have
According to Equations (10) and (11), we have
Therefore, the FER of the Fast-ISSS algorithm is not degraded compared to the original SC algorithm.
Simulation Results
In this section, we demonstrate the performance of the proposed method with binary phase shift keying (BPSK) over the additive white Gaussian noise (AWGN) channel. The Tal-Vardy algorithm [15] was used to find information set A (optimized at SNR = 0 dB for N = 256, and SNR = 2 dB for N = 1024, 2048, and 4096). The system polar encoding was implemented according to [16] .
The identification of constituent codes on the decoding tree was performed offline. To calculate the ratio of the latency reduction, it was necessary to count the number of codes for each of the constituent code types. The decoding latency was the joint influence on these constituent codes, and the R-other node was the main cause of the latency. Table 1 lists the number of different nodes when N = 1024. It was found that, as the code rate increased, the number of R-1 and SPC nodes of longer lengths increased, while the number of R-0 and Rep nodes of longer lengths decreased.
C(N, R) was defined as the average percentage of R-other nodes satisfying the FC for a code of a certain length and rate. Figure 4 shows the average percentage of R-other nodes under the Fast-ISSC decoder for polar codes (256, 1/2), (1024, 3/4), (2048, 1/4), and (4096, 1/2) that satisfy the FC, along with the corresponding SNR. It is shown that the FC of the Fast-ISSC decoder remained valid, the proportion of R-other nodes that satisfied the FC increased with the SNR, and 30% of the R-other nodes satisfied the FC when the SNR was 3 dB. When the SNR was 4.5 dB, 40% of the R-other nodes of the polar codes (1024, 3/4) and (256, 1/2) satisfied the FC.
The average ratios of latency reduction compared to the SSC decoder for Fast-SSC, IMSC, and Fast-ISSC for polar codes (1024, 1/4), (1024, 1/2), and (1024, 3/4) with P = 256 are compared in Figure 5 . Here, L(N, R) denotes the latency reduction of the Fast-ISSC decoder relative to the SSC decoder for a code of block length N and rate
. The L(N, R) for the Fast-SSC and IMSC decoders are defined in a similar manner.
The latencies of both the Fast-ISSC and IMSC are affected by the channel conditions, both of which have the dynamics of the FC method, while the Fast-SSC is independent of the channel condition. The Fast-ISSC achieves the smallest decoding latency compared to the SSC, Fast-SSC, and IMSC decoder, at different code rates and different SNRs. When the SNR is 5 dB, the proposed Fast-ISSC decoder decreases the latency by almost 90% compared to the SSC decoder. In addition, the problem of high latency for the IMSC method at a high code rate and low SNR is solved. To investigate the relationship between the relative gain of the latency and P PEs, the effects of L(4096, 1/2) using the Fast-ISSC and IMSC for P varying from 16 to 4096 are shown in Figure 6 . The trends of both the Fast-ISSC and IMSC are identical, and the relative gain of the former is greater than that of the latter at each P value, when the SNR is within the range of 1-2 dB. For SNR ≥ 2.5 dB, the gap between the two methods is gradually reduced. Further, when the value of P is greater than 256, the improvement in the latency reduction decreases. The polar codes (256, 1/2),(1024, 3/4),(2048, 1/4), and (4096, 1/2) were used for comparison of the error-correction performance. Figures 7 and 8 show the BERs and frame error rates (FERs) of four systematic polar codes (SPC) under the Fast-ISSC decoder and the corresponding non-systematic polar codes (NSPC) under the SC decoder. Although we cannot offer a rigorous proof for the BER, we conjecture that the BER of the Fast-ISSC decoder is no worse than that of the original SC decoder. The simulation result in Figure 7 supports this conjecture. Since the SPC is used, the BERs of the Fast-ISSC decoder are improved, which is consistent with the result in [16] . The FERs of the Fast-ISSC decoder are the same as those of the SC decoder. These simulation results, in Figure 8 , are consistent with Proposition 1. 
Conclusions
We proposed an improved method for reduction of SC decoding latency. In this approach, the constituent codes were first identified offline on the decoding tree. Further, the frozen-bit check is conducted at the R-other nodes. It is shown that 30% of the R-other nodes on the pruning tree satisfy the FC when the SNR is 3 dB. Compared to the Fast-SSC and IMSC decoders, the proposed method yields the smallest decoding latency without affecting the error-correction performance. Moreover, the proposed method solves the problem of high latency for the Improved-SSC method at a high code rate and low SNR simultaneously. In the future, the method proposed in this work can be used for low-complexity successive cancellation list decoding.
